|
|||||||
|
|||||||
|
|
|
|||||||
|
|||||||
|
|
| TMP411BDGKRG4资料 | |
|
TMP411BDGKRG4 PDF Download |
|
File Size : 116 KB
Manufacturer:TI Description:When the FPGA is in Master Serial mode, it generates a configuration clock that drives the PROM. A short access time after the rising clock edge, data appears on the PROM DATA output pin that is connected to the FPGA D IN pin. The FPGA generates the appropriate number of clock pulses to complete the configuration. Once configured, it disables the PROM. When the FPGA is in Slave Serial mode, the PROM and the FPGA must both be clocked by an incoming signal. Figure 1 shows a simplied block diagram. |
|
| 相关型号 | |
| ◆ AD7401AYRWZ-RL | |
| ◆ AD7193BRUZ-REEL | |
| ◆ AD5611AKSZ-REEL7 | |
| ◆ IRFR5305TRPBF | |
| ◆ ADG1409YRUZ-REEL7 | |
| ◆ ADUM2251ARWZ-RL | |
| ◆ M24512-RMN6TP | |
| ◆ ST25R3916-AQWT | |
| ◆ IPD30N03S4L-14 | |
| ◆ BTA41-800BRG | |
| 1PCS | 100PCS | 1K | 10K | ||
| 价 格 | |||||
|
型 号：TMP411BDGKRG4 厂 家：TI 封 装：MSOP-8 批 号：09+ 数 量：50000 说 明：绝对全新原装大量现货，欢迎来电查询 |
|||||
|
运 费： 所在地： 新旧程度： |
|||||
| 联系人：李利媛 |
| 电 话：0755/83019596,83247541,83247486 |
| 手 机：13480648723 |
| QQ：1104562168,1178139673,1113496577,2881934444,2881943289,2881943290 |
| MSN：ao-liteng01@hotmail.com,ao-liteng02@hotmail.com,ao-liteng03@hotmail.com,ao-liteng04@hotmail.com |
| 传 真：0755-83016216 |
| EMail：aoliteng1@163.com |
| 公司地址： 广东省深圳市福田区振兴西路新欣大厦B座518室 |
